Home /
Expert Answers /
Electrical Engineering /
please-write-in-verilog-code-and-include-enable-lines-1-write-a-verilog-module-that-implements-a-5-pa750
(Solved): please write in Verilog code and include enable lines 1) Write a Verilog module that implements a 5 ...
please write in Verilog code and include enable lines
1) Write a Verilog module that implements a 5-to-32 decoder (with an enable line) using 2-to-4 decoders (with enable lines) as building blocks.
Expert Answer
// Verilog code for 2 to 4 decoder module dec2to4(en,a,b,y); // input port input en,a,b; // use reg to store the output value output reg [3:0]y; // always is used in design block // only in Behavioural modeling. always @(en,a